Abstract-In this letter, we report an analog small signal amplifier based on semiconducting black phosphorus (BP), the most recent addition to the family of 2D crystals. The amplifier, consisting of a BP load resistor and a BP field-effect transistor (FET), was integrated on a single flake. The gain of the amplifier was found to be ∼9 and it remained undistorted for input signal frequencies up to 15 kHz. In addition, we also report record high ON current of 200 µA/µm at V DD = −0.5 V in the BP FETs. Our results demonstrate the possibility for the implementation of BP in the future generations of analog devices.
I. INTRODUCTION
T HE recent upsurge of two dimensional (2D) layered semiconductors has opened up new avenues for electronic component design owing to their superior electrical performance [1] - [6] . In our earlier work we have provided critical insight on the issue of contact engineering [7] and scaling aspects (both body thickness and channel length scaling) [8] , [9] of different 2D materials. In addition, we have also demonstrated the operation of simple logic circuits like an inverter based on 2D materials [10] , [11] . Recently, integration of several 2D materials on a flexible platform for the implementation into high performance thin film transistor technology was also achieved by us [12] . Black phosphorous (BP) is the most recent member of this exotic class of two dimensional materials [13] . Some of the most fascinating aspects of BP like the extreme transport anisotropy, layer tunable bandgap and high carrier mobility (1000cm 2 /V-s) [13] - [15] has already been demonstrated. We have reported, ambipolar conduction (presence of both electron and hole transport) in BP field effect transistors (FETs) which lay the foundation for complementary circuit design [16] . In the same work we also demonstrated high gain, low noise, logic inverters based on BP [16] . In this article we report an analog small signal amplifier based on double gated BP FETs. Conventional SiO 2 (20nm thick) was used as the global bottom gate and ionic liquid (IL) was used as the local top gate dielectric. A single few-layer BP flake was used to fabricate both the load resistor as well as the switching transistor. Superior dc performance was observed with transconductance of ∼240μS/μm, record high ON current of ∼200μA/μm and near ideal subthreshold slope of 65mV/decade. In addition reasonable ac performance was demonstrated with a small signal gain of ∼9 for frequencies up to 15 kHz. Note that the use of BP is motivated by the fact that in addition to high carrier mobility resulting in high trans-conductance and amplifier gain, the ultra-thin body nature of layered BP also allows for aggressive channel length scaling.
II. RESULTS AND DISCUSSION
BP flakes were micromechanically exfoliated on 20nm SiO 2 substrate with degenerately doped Si as the back gate. Conventional electron beam lithography and metal deposition techniques were used to fabricate the small signal amplifier (SSA) on a single BP flake with thickness in the range of ∼5nm. Figure 1a and 1b shows the circuit architecture and schematic of the SSA and figure 1c shows the false color optical image of a prototype device. The back gated portion of the BP flake was used as the load resistor (R L ) and the double gated portion of the BP flake was used as the switching transistor. Ionic liquid (1 -butyl -1 -methylpyrrolidiniumtris -pentafluoroethyl -trifluorophosphate) was used as the top gate dielectric. Use of IL is an excellent way to achieve tight gate control since an effective oxide thickness (EOT) of ∼1.5nm could be achieved without running into leakage problems (I GS ∼1pA/μm) [17] . However the reader should note that IL is not a technologically viable solution and, therefore, necessitates the development of low leakage, high-k and scaled solid state dielectrics. Electrical properties of the devices were measured using Keithley 4200 semiconductor parameter analyzer in a Lakeshore Cryogen free probe station. Figure 2 shows the transfer characteristics of the back gated portion of the BP flake with Ni contacts for different negative drain biases (V DS ) at room temperature in logarithmic scale. Asymmetric ambipolar conduction with superior hole transport suggests that the Ni Fermi level is aligned closer to the valence band of BP. This is consistent with our previous findings on the large work function metal contacts to BP [16] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The ON/OFF current ratios was found to be ∼1.4 × 10 4 for the hole conduction. The inset of figure 2 shows the resistance of the BP flake as a function of the back gate bias. Note that this portion of the BP flake will be used as the variable load resistor (R L ) for the SSA. Figure 3a shows the IL gated transfer characteristics of the BP flake for different back gate (V BG ) biases. Note that the Subthreshold Slope (SS) is 65mV/decade which close to its ideal value of 60mV/decade. This clearly suggests the superior gate control using IL. Inset of figure 3a shows the extracted top gate threshold voltages (V TH ) for different V BG . For every 2.0 volt change in the V BG it is found that the V TH shifts by ∼0.15V. Note that V TH and V BG are related through the principal of charge balance: C TG · V TH = C BG · V BG , where C TG and C BG are the capacitances associated with the top and the bottom gate. Since C BG = 1.7×10 −3 F/m 2 , we can extract C TG = 2.3×10 −2 F/m 2 , which results in an EOT∼1.5nm. Figure 3b shows output characteristics of the IL gated device for different over-drive voltages (V DRIVE = V TG -V TH ). Record high ON current of ∼200μA/μm is achieved for a V DS = V DRIVE = −0.5V, once again owing to the excellent gate control of the IL. The field effect mobility was extracted to be 510cm 2 /V-s from the peak transconductance value. Current saturation is observed which is essential in the context of SSA design. For the circuit configuration shown in figure 1a , the gain (G) of the SSA is given by the following equation
where, g m is the trans-conductance, g ds is the output conductance and R L is the load resistor. Equation 1 allows us to choose the bias (V DRIVE , V DD , V BG ) in order to obtain a desired gain (G) for the SSA. g m , g ds and R L were extracted to be 235 μS/μm, 8.5 μS/μm and 55 k -μm respectively for V DRIVE = −0.2 V, V DD = −1.0V and V BG = −1.0V. Therefore, we expect G=8.8. Note that the load resistance of the measurement setup was in the range of ∼10G which could be neglected while calculating the gain. Finally we demonstrate the small signal voltage amplification in figure 4a . A sinusoidal AC signal (V IN-AC ) with 100mV peak-to-peak amplitude was applied to the top gate. This causes the output voltage (V OUT ) to oscillate synchronously with respect to the V IN-AC . Note that the peak to peak signal amplitude of the output AC signal is amplified by a factor of ∼8.6 which is consistent with the biasing condition. Figure 4b shows the frequency response of our SSA. As seen in this figure, the gain remains constant up to 15 kHz and then starts to decrease. The gain is reduced to 1 at 40 kHz. This is due to the influence of high parasitic capacitances and fringing fields arising from the large contact pads. The estimated is C par ∼2nF. In present day technology the parasitic capacitances could be as small as 20fF which would result in a cut-off frequency of 40GHz with the BP FETs. 
III. CONCLUSION
In conclusion, we have demonstrated a small-signal analog amplifier by connecting an IL gated BP FET in series with a back gated BP FET on top of a single BP flake. Our amplifier demonstrated a small-signal voltage gain ∼9 without any signal distortion. Our findings are encouraging in the context of next generation electronic devices based on two dimensional materials.
